

JAPANESE PATENT OFFICE  
PATENT JOURNAL  
KOKAI PATENT APPLICATION NO. HEI 7[1995]-221135

Technical Disclosure Section

Int. Cl. <sup>6</sup> :	H 01 L	21/60 25/065 25/07 25/18 H 01 L	25/08
Sequence Nos. for Office Use:	6918-4M		
Application No.:	Hei 6[1994]-33053		
Application Date:	February 3, 1994		
Publication Date:	August 18, 1995		
No. of Claims:	1 (Total of 4 pages; FD)		
Examination Request:	Not requested		

2-LAYER, THREE-DIMENSIONAL BARE IC CHIP STRUCTURE

Inventor:	Shoji Okayama Sumitomo Electric Corp. Osaka Works 1-1-3 Shimaya Konohana-ku, Plant
Applicant:	000002130 Sumitomo Electric Corp. 4-5-33 Kitahama-cho Chuo-ku, Osaka

Agent:

Hirose Kawase,  
patent attorney

[There are no amendments to this patent.]


### Abstract

#### Purpose

To provide a chip-mounting structure for the package, substrate, and lead frame that can speed up the circuit operation, increase the mounting density, and dissipate the radiant heat.

#### Constitution

Symmetrically positioned electrode pads are attached to two chips placed opposite each other and bound together by means of bumps, where one chip is die-bonded to the substrate, etc. The electrode pad of this chip is connected to the substrate pad by wire bonding.



Claim

1. A 2-layer, three-dimensional bare chip structure, characterized in that, on the surface of two semiconductor bare chips, chip electrode pads are formed arranged such that they are turned over and aligned with each other, the respective chip electrodes are connected by means of a conductive bump, the reverse side of one bare chip is die-bonded to a support body of a substrate, lead frame, package, etc., and the electrode pad of the chip which is attached to the reverse side is connected to the substrate pad by means of wire bonding.

\* \* \*